Fast 1-3 Business Days Shipping
Submit Search
Jumpers J0103 and J0104 set the microSPARC II memory controller wait states. Wait states are used to maintain the memory timing requirements of 60ns DRAM.
Jumpers J0105 and J0106 set the divide control bits used by the microSPARC II. Set the 85MHz microSPARC II to divide by four to obtain an SBus speed of 21.25MHz.
Back to top